Deutsch

Trace: » ADC_Sample » Images for Windows CE6.0 R3 Embedded » JTAG CPLD Programming

Access to information is restricted depending on your login. Request login-information through our contact form.

JTAG CPLD Programming
- Xilinx CPLD
- Lattice CPLD

JTAG CPLD Programming

The following pictures show the pin assignment for programming Xilinx respectively Lattice CPLD's using Keith & Koep's JTAG debug PCB.

Xilinx CPLD

Lattice CPLD

(C) 2009 Keith & Koep GmbH. Alle Rechte vorbehalten. Nutzungsbedingungen
(C) 2009 Keith & Koep GmbH. All rights reserved. Terms of Use